ASIC Design for Signal Processing



Contents Introduction Digital Circuit Design Carry-Save Arithmetic Booth Recoding Patent Pending Multipliers Complex Multipliers Matrix Multipliers Hermitian Matrices Signal Processor Links and Contact Introduction Motivation An ASIC Design For Signal Processing Aims of the project Scope of the project Results Digital Design Design Process FPGAs ASICs Carry-Save 3:2 Compressors 4:2 Compressors Booth Shift & Add Recoding Sign Extension Tricks Multipliers Beating the Optimal Coding Style Alternatives ...Complex Main Design Alteratives ...Matricies Architectures Memory Configuration Implementation Double Buffering Non-Comformities Squaring ...Hermitian Taking Advantage multiplication any combination Processor Clamping Disabling rows Links, Errata Contact Acknowledgements Download Errata Sites of Interest Reference Links	Patent : Multiplier Enhancement [Last modified 04:00:20 PM on Monday, 13 May ] Coming Soon This will become available after the patent is filed in May...

Contact Page | Privacy Policy
(C)opyright 2001-2003, Geoff Knagge.
Continued use of this site indicates your agreement to the Conditions of use. patent.shtml, last modified 04:00:20 PM on Monday, 13 May